blob: 438ff9e14b5e3a16568e262bb8a7e7516d26d557 [file] [log] [blame]
Andrew Walbran8217d062022-11-22 16:56:18 +00001// Copyright 2022, The Android Open Source Project
2//
3// Licensed under the Apache License, Version 2.0 (the "License");
4// you may not use this file except in compliance with the License.
5// You may obtain a copy of the License at
6//
7// http://www.apache.org/licenses/LICENSE-2.0
8//
9// Unless required by applicable law or agreed to in writing, software
10// distributed under the License is distributed on an "AS IS" BASIS,
11// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12// See the License for the specific language governing permissions and
13// limitations under the License.
14
Andrew Walbran0a8dac72022-12-21 13:49:06 +000015//! Functions to scan the PCI bus for VirtIO device.
Andrew Walbran8217d062022-11-22 16:56:18 +000016
17use aarch64_paging::paging::MemoryRegion;
18use alloc::alloc::{alloc, dealloc, Layout};
Andrew Walbran336d0cb2023-01-06 16:33:15 +000019use core::{mem::size_of, ptr::NonNull};
Andrew Walbran730375d2022-12-21 14:04:34 +000020use fdtpci::PciInfo;
Andrew Walbran8217d062022-11-22 16:56:18 +000021use log::{debug, info};
22use virtio_drivers::{
Andrew Walbran336d0cb2023-01-06 16:33:15 +000023 device::blk::VirtIOBlk,
24 transport::{
25 pci::{bus::PciRoot, virtio_device_type, PciTransport},
26 DeviceType, Transport,
27 },
28 BufferDirection, Hal, PhysAddr, VirtAddr, PAGE_SIZE,
Andrew Walbran8217d062022-11-22 16:56:18 +000029};
30
31/// The standard sector size of a VirtIO block device, in bytes.
Andrew Walbranb713baa2022-12-07 14:34:49 +000032const SECTOR_SIZE_BYTES: usize = 512;
33
34/// The size in sectors of the test block device we expect.
35const EXPECTED_SECTOR_COUNT: usize = 4;
Andrew Walbran8217d062022-11-22 16:56:18 +000036
Andrew Walbran730375d2022-12-21 14:04:34 +000037pub fn check_pci(pci_root: &mut PciRoot) {
Andrew Walbranb713baa2022-12-07 14:34:49 +000038 let mut checked_virtio_device_count = 0;
Andrew Walbran8217d062022-11-22 16:56:18 +000039 for (device_function, info) in pci_root.enumerate_bus(0) {
40 let (status, command) = pci_root.get_status_command(device_function);
41 info!("Found {} at {}, status {:?} command {:?}", info, device_function, status, command);
42 if let Some(virtio_type) = virtio_device_type(&info) {
43 info!(" VirtIO {:?}", virtio_type);
Andrew Walbran730375d2022-12-21 14:04:34 +000044 let mut transport = PciTransport::new::<HalImpl>(pci_root, device_function).unwrap();
Andrew Walbran8217d062022-11-22 16:56:18 +000045 info!(
46 "Detected virtio PCI device with device type {:?}, features {:#018x}",
47 transport.device_type(),
48 transport.read_device_features(),
49 );
Andrew Walbranb713baa2022-12-07 14:34:49 +000050 if check_virtio_device(transport, virtio_type) {
51 checked_virtio_device_count += 1;
52 }
Andrew Walbran8217d062022-11-22 16:56:18 +000053 }
54 }
Andrew Walbranb713baa2022-12-07 14:34:49 +000055
56 assert_eq!(checked_virtio_device_count, 1);
Andrew Walbran8217d062022-11-22 16:56:18 +000057}
58
Andrew Walbranb713baa2022-12-07 14:34:49 +000059/// Checks the given VirtIO device, if we know how to.
60///
61/// Returns true if the device was checked, or false if it was ignored.
62fn check_virtio_device(transport: impl Transport, device_type: DeviceType) -> bool {
Andrew Walbran8217d062022-11-22 16:56:18 +000063 if device_type == DeviceType::Block {
Andrew Walbranb713baa2022-12-07 14:34:49 +000064 let mut blk = VirtIOBlk::<HalImpl, _>::new(transport).expect("failed to create blk driver");
65 info!("Found {} KiB block device.", blk.capacity() * SECTOR_SIZE_BYTES as u64 / 1024);
66 assert_eq!(blk.capacity(), EXPECTED_SECTOR_COUNT as u64);
67 let mut data = [0; SECTOR_SIZE_BYTES * EXPECTED_SECTOR_COUNT];
68 for i in 0..EXPECTED_SECTOR_COUNT {
69 blk.read_block(i, &mut data[i * SECTOR_SIZE_BYTES..(i + 1) * SECTOR_SIZE_BYTES])
70 .expect("Failed to read block device.");
71 }
72 for (i, chunk) in data.chunks(size_of::<u32>()).enumerate() {
73 assert_eq!(chunk, &(i as u32).to_le_bytes());
74 }
75 info!("Read expected data from block device.");
76 true
77 } else {
78 false
Andrew Walbran8217d062022-11-22 16:56:18 +000079 }
80}
81
Andrew Walbran730375d2022-12-21 14:04:34 +000082/// Gets the memory region in which BARs are allocated.
83pub fn get_bar_region(pci_info: &PciInfo) -> MemoryRegion {
84 MemoryRegion::new(pci_info.bar_range.start as usize, pci_info.bar_range.end as usize)
Andrew Walbran8217d062022-11-22 16:56:18 +000085}
86
Andrew Walbran8217d062022-11-22 16:56:18 +000087struct HalImpl;
88
89impl Hal for HalImpl {
90 fn dma_alloc(pages: usize) -> PhysAddr {
91 debug!("dma_alloc: pages={}", pages);
92 let layout = Layout::from_size_align(pages * PAGE_SIZE, PAGE_SIZE).unwrap();
93 // Safe because the layout has a non-zero size.
94 let vaddr = unsafe { alloc(layout) } as VirtAddr;
Andrew Walbran336d0cb2023-01-06 16:33:15 +000095 virt_to_phys(vaddr)
Andrew Walbran8217d062022-11-22 16:56:18 +000096 }
97
98 fn dma_dealloc(paddr: PhysAddr, pages: usize) -> i32 {
99 debug!("dma_dealloc: paddr={:#x}, pages={}", paddr, pages);
100 let vaddr = Self::phys_to_virt(paddr);
101 let layout = Layout::from_size_align(pages * PAGE_SIZE, PAGE_SIZE).unwrap();
102 // Safe because the memory was allocated by `dma_alloc` above using the same allocator, and
103 // the layout is the same as was used then.
104 unsafe {
105 dealloc(vaddr as *mut u8, layout);
106 }
107 0
108 }
109
110 fn phys_to_virt(paddr: PhysAddr) -> VirtAddr {
111 paddr
112 }
113
Andrew Walbran336d0cb2023-01-06 16:33:15 +0000114 fn share(buffer: NonNull<[u8]>, _direction: BufferDirection) -> PhysAddr {
115 let vaddr = buffer.as_ptr() as *mut u8 as usize;
116 // Nothing to do, as the host already has access to all memory.
117 virt_to_phys(vaddr)
Andrew Walbran8217d062022-11-22 16:56:18 +0000118 }
Andrew Walbran336d0cb2023-01-06 16:33:15 +0000119
120 fn unshare(_paddr: PhysAddr, _buffer: NonNull<[u8]>, _direction: BufferDirection) {
121 // Nothing to do, as the host already has access to all memory and we didn't copy the buffer
122 // anywhere else.
123 }
124}
125
126fn virt_to_phys(vaddr: VirtAddr) -> PhysAddr {
127 vaddr
Andrew Walbran8217d062022-11-22 16:56:18 +0000128}