blob: 36d778d7cec4239e080b5063139796937dceb529 [file] [log] [blame]
Ben Cheng655a7c02013-10-16 16:09:24 -07001/****************************************************************************
2 ****************************************************************************
3 ***
4 *** This header was automatically generated from a Linux kernel header
5 *** of the same name, to make information necessary for userspace to
6 *** call into the kernel available to libc. It contains only constants,
7 *** structures, and macros generated from the original header, and thus,
8 *** contains no copyrightable information.
9 ***
10 *** To edit the content of this header, modify the corresponding
11 *** source file (e.g. under external/kernel-headers/original/) then
12 *** run bionic/libc/kernel/tools/update_all.py
13 ***
14 *** Any manual change here will be lost the next time this script will
15 *** be run. You've been warned!
16 ***
17 ****************************************************************************
18 ****************************************************************************/
19#ifndef _LINUX_SERIAL_REG_H
20#define _LINUX_SERIAL_REG_H
21#define UART_RX 0
22#define UART_TX 0
Ben Cheng655a7c02013-10-16 16:09:24 -070023#define UART_IER 1
24#define UART_IER_MSI 0x08
25#define UART_IER_RLSI 0x04
26#define UART_IER_THRI 0x02
Ben Cheng655a7c02013-10-16 16:09:24 -070027#define UART_IER_RDI 0x01
28#define UART_IERX_SLEEP 0x10
29#define UART_IIR 2
30#define UART_IIR_NO_INT 0x01
Christopher Ferrisba8d4f42014-09-03 19:56:49 -070031#define UART_IIR_ID 0x0e
Ben Cheng655a7c02013-10-16 16:09:24 -070032#define UART_IIR_MSI 0x00
33#define UART_IIR_THRI 0x02
34#define UART_IIR_RDI 0x04
Ben Cheng655a7c02013-10-16 16:09:24 -070035#define UART_IIR_RLSI 0x06
36#define UART_IIR_BUSY 0x07
37#define UART_IIR_RX_TIMEOUT 0x0c
38#define UART_IIR_XOFF 0x10
Ben Cheng655a7c02013-10-16 16:09:24 -070039#define UART_IIR_CTS_RTS_DSR 0x20
Christopher Ferrisb7cef6d2023-05-09 19:04:15 +000040#define UART_IIR_64BYTE_FIFO 0x20
41#define UART_IIR_FIFO_ENABLED 0xc0
42#define UART_IIR_FIFO_ENABLED_8250 0x00
43#define UART_IIR_FIFO_ENABLED_16550 0x80
44#define UART_IIR_FIFO_ENABLED_16550A 0xc0
Ben Cheng655a7c02013-10-16 16:09:24 -070045#define UART_FCR 2
46#define UART_FCR_ENABLE_FIFO 0x01
47#define UART_FCR_CLEAR_RCVR 0x02
Ben Cheng655a7c02013-10-16 16:09:24 -070048#define UART_FCR_CLEAR_XMIT 0x04
49#define UART_FCR_DMA_SELECT 0x08
50#define UART_FCR_R_TRIG_00 0x00
51#define UART_FCR_R_TRIG_01 0x40
Ben Cheng655a7c02013-10-16 16:09:24 -070052#define UART_FCR_R_TRIG_10 0x80
53#define UART_FCR_R_TRIG_11 0xc0
54#define UART_FCR_T_TRIG_00 0x00
55#define UART_FCR_T_TRIG_01 0x10
Ben Cheng655a7c02013-10-16 16:09:24 -070056#define UART_FCR_T_TRIG_10 0x20
57#define UART_FCR_T_TRIG_11 0x30
58#define UART_FCR_TRIGGER_MASK 0xC0
59#define UART_FCR_TRIGGER_1 0x00
Ben Cheng655a7c02013-10-16 16:09:24 -070060#define UART_FCR_TRIGGER_4 0x40
61#define UART_FCR_TRIGGER_8 0x80
62#define UART_FCR_TRIGGER_14 0xC0
63#define UART_FCR6_R_TRIGGER_8 0x00
Ben Cheng655a7c02013-10-16 16:09:24 -070064#define UART_FCR6_R_TRIGGER_16 0x40
65#define UART_FCR6_R_TRIGGER_24 0x80
66#define UART_FCR6_R_TRIGGER_28 0xC0
67#define UART_FCR6_T_TRIGGER_16 0x00
Ben Cheng655a7c02013-10-16 16:09:24 -070068#define UART_FCR6_T_TRIGGER_8 0x10
69#define UART_FCR6_T_TRIGGER_24 0x20
70#define UART_FCR6_T_TRIGGER_30 0x30
71#define UART_FCR7_64BYTE 0x20
Christopher Ferris82d75042015-01-26 10:57:07 -080072#define UART_FCR_R_TRIG_SHIFT 6
Tao Baod7db5942015-01-28 10:07:51 -080073#define UART_FCR_R_TRIG_BITS(x) (((x) & UART_FCR_TRIGGER_MASK) >> UART_FCR_R_TRIG_SHIFT)
Christopher Ferris82d75042015-01-26 10:57:07 -080074#define UART_FCR_R_TRIG_MAX_STATE 4
Ben Cheng655a7c02013-10-16 16:09:24 -070075#define UART_LCR 3
76#define UART_LCR_DLAB 0x80
77#define UART_LCR_SBC 0x40
78#define UART_LCR_SPAR 0x20
Ben Cheng655a7c02013-10-16 16:09:24 -070079#define UART_LCR_EPAR 0x10
80#define UART_LCR_PARITY 0x08
81#define UART_LCR_STOP 0x04
82#define UART_LCR_WLEN5 0x00
Ben Cheng655a7c02013-10-16 16:09:24 -070083#define UART_LCR_WLEN6 0x01
84#define UART_LCR_WLEN7 0x02
85#define UART_LCR_WLEN8 0x03
86#define UART_LCR_CONF_MODE_A UART_LCR_DLAB
Ben Cheng655a7c02013-10-16 16:09:24 -070087#define UART_LCR_CONF_MODE_B 0xBF
88#define UART_MCR 4
89#define UART_MCR_CLKSEL 0x80
90#define UART_MCR_TCRTLR 0x40
Ben Cheng655a7c02013-10-16 16:09:24 -070091#define UART_MCR_XONANY 0x20
92#define UART_MCR_AFE 0x20
93#define UART_MCR_LOOP 0x10
94#define UART_MCR_OUT2 0x08
Ben Cheng655a7c02013-10-16 16:09:24 -070095#define UART_MCR_OUT1 0x04
96#define UART_MCR_RTS 0x02
97#define UART_MCR_DTR 0x01
98#define UART_LSR 5
Ben Cheng655a7c02013-10-16 16:09:24 -070099#define UART_LSR_FIFOE 0x80
100#define UART_LSR_TEMT 0x40
101#define UART_LSR_THRE 0x20
102#define UART_LSR_BI 0x10
Ben Cheng655a7c02013-10-16 16:09:24 -0700103#define UART_LSR_FE 0x08
104#define UART_LSR_PE 0x04
105#define UART_LSR_OE 0x02
106#define UART_LSR_DR 0x01
Christopher Ferris7447a1c2022-10-04 18:24:44 -0700107#define UART_LSR_BRK_ERROR_BITS (UART_LSR_BI | UART_LSR_FE | UART_LSR_PE | UART_LSR_OE)
Ben Cheng655a7c02013-10-16 16:09:24 -0700108#define UART_MSR 6
109#define UART_MSR_DCD 0x80
110#define UART_MSR_RI 0x40
Ben Cheng655a7c02013-10-16 16:09:24 -0700111#define UART_MSR_DSR 0x20
112#define UART_MSR_CTS 0x10
113#define UART_MSR_DDCD 0x08
114#define UART_MSR_TERI 0x04
Ben Cheng655a7c02013-10-16 16:09:24 -0700115#define UART_MSR_DDSR 0x02
116#define UART_MSR_DCTS 0x01
Christopher Ferris7447a1c2022-10-04 18:24:44 -0700117#define UART_MSR_ANY_DELTA (UART_MSR_DDCD | UART_MSR_TERI | UART_MSR_DDSR | UART_MSR_DCTS)
Ben Cheng655a7c02013-10-16 16:09:24 -0700118#define UART_SCR 7
Ben Cheng655a7c02013-10-16 16:09:24 -0700119#define UART_DLL 0
120#define UART_DLM 1
Christopher Ferris934ec942018-01-31 15:29:16 -0800121#define UART_DIV_MAX 0xFFFF
Ben Cheng655a7c02013-10-16 16:09:24 -0700122#define UART_EFR 2
123#define UART_XR_EFR 9
Ben Cheng655a7c02013-10-16 16:09:24 -0700124#define UART_EFR_CTS 0x80
125#define UART_EFR_RTS 0x40
126#define UART_EFR_SCD 0x20
127#define UART_EFR_ECB 0x10
Ben Cheng655a7c02013-10-16 16:09:24 -0700128#define UART_XON1 4
129#define UART_XON2 5
130#define UART_XOFF1 6
131#define UART_XOFF2 7
Ben Cheng655a7c02013-10-16 16:09:24 -0700132#define UART_TI752_TCR 6
133#define UART_TI752_TLR 7
134#define UART_TRG 0
135#define UART_TRG_1 0x01
Ben Cheng655a7c02013-10-16 16:09:24 -0700136#define UART_TRG_4 0x04
137#define UART_TRG_8 0x08
138#define UART_TRG_16 0x10
139#define UART_TRG_32 0x20
Ben Cheng655a7c02013-10-16 16:09:24 -0700140#define UART_TRG_64 0x40
141#define UART_TRG_96 0x60
142#define UART_TRG_120 0x78
143#define UART_TRG_128 0x80
Ben Cheng655a7c02013-10-16 16:09:24 -0700144#define UART_FCTR 1
145#define UART_FCTR_RTS_NODELAY 0x00
146#define UART_FCTR_RTS_4DELAY 0x01
147#define UART_FCTR_RTS_6DELAY 0x02
Ben Cheng655a7c02013-10-16 16:09:24 -0700148#define UART_FCTR_RTS_8DELAY 0x03
149#define UART_FCTR_IRDA 0x04
150#define UART_FCTR_TX_INT 0x08
151#define UART_FCTR_TRGA 0x00
Ben Cheng655a7c02013-10-16 16:09:24 -0700152#define UART_FCTR_TRGB 0x10
153#define UART_FCTR_TRGC 0x20
154#define UART_FCTR_TRGD 0x30
155#define UART_FCTR_SCR_SWAP 0x40
Ben Cheng655a7c02013-10-16 16:09:24 -0700156#define UART_FCTR_RX 0x00
157#define UART_FCTR_TX 0x80
158#define UART_EMSR 7
159#define UART_EMSR_FIFO_COUNT 0x01
Ben Cheng655a7c02013-10-16 16:09:24 -0700160#define UART_EMSR_ALT_COUNT 0x02
161#define UART_IER_DMAE 0x80
162#define UART_IER_UUE 0x40
163#define UART_IER_NRZE 0x20
Ben Cheng655a7c02013-10-16 16:09:24 -0700164#define UART_IER_RTOIE 0x10
165#define UART_IIR_TOD 0x08
166#define UART_FCR_PXAR1 0x00
167#define UART_FCR_PXAR8 0x40
Ben Cheng655a7c02013-10-16 16:09:24 -0700168#define UART_FCR_PXAR16 0x80
169#define UART_FCR_PXAR32 0xc0
Ben Cheng655a7c02013-10-16 16:09:24 -0700170#define UART_ASR 0x01
171#define UART_RFL 0x03
Ben Cheng655a7c02013-10-16 16:09:24 -0700172#define UART_TFL 0x04
173#define UART_ICR 0x05
174#define UART_ACR 0x00
175#define UART_CPR 0x01
Ben Cheng655a7c02013-10-16 16:09:24 -0700176#define UART_TCR 0x02
177#define UART_CKS 0x03
178#define UART_TTL 0x04
179#define UART_RTL 0x05
Ben Cheng655a7c02013-10-16 16:09:24 -0700180#define UART_FCL 0x06
181#define UART_FCH 0x07
182#define UART_ID1 0x08
183#define UART_ID2 0x09
Ben Cheng655a7c02013-10-16 16:09:24 -0700184#define UART_ID3 0x0A
185#define UART_REV 0x0B
186#define UART_CSR 0x0C
187#define UART_NMR 0x0D
Ben Cheng655a7c02013-10-16 16:09:24 -0700188#define UART_CTR 0xFF
189#define UART_ACR_RXDIS 0x01
190#define UART_ACR_TXDIS 0x02
191#define UART_ACR_DSRFC 0x04
Ben Cheng655a7c02013-10-16 16:09:24 -0700192#define UART_ACR_TLENB 0x20
193#define UART_ACR_ICRRD 0x40
194#define UART_ACR_ASREN 0x80
Tao Baod7db5942015-01-28 10:07:51 -0800195#define UART_RSA_BASE (- 8)
Ben Cheng655a7c02013-10-16 16:09:24 -0700196#define UART_RSA_MSR ((UART_RSA_BASE) + 0)
197#define UART_RSA_MSR_SWAP (1 << 0)
198#define UART_RSA_MSR_FIFO (1 << 2)
199#define UART_RSA_MSR_FLOW (1 << 3)
Ben Cheng655a7c02013-10-16 16:09:24 -0700200#define UART_RSA_MSR_ITYP (1 << 4)
201#define UART_RSA_IER ((UART_RSA_BASE) + 1)
202#define UART_RSA_IER_Rx_FIFO_H (1 << 0)
203#define UART_RSA_IER_Tx_FIFO_H (1 << 1)
Ben Cheng655a7c02013-10-16 16:09:24 -0700204#define UART_RSA_IER_Tx_FIFO_E (1 << 2)
205#define UART_RSA_IER_Rx_TOUT (1 << 3)
206#define UART_RSA_IER_TIMER (1 << 4)
207#define UART_RSA_SRR ((UART_RSA_BASE) + 2)
Ben Cheng655a7c02013-10-16 16:09:24 -0700208#define UART_RSA_SRR_Tx_FIFO_NEMP (1 << 0)
209#define UART_RSA_SRR_Tx_FIFO_NHFL (1 << 1)
210#define UART_RSA_SRR_Tx_FIFO_NFUL (1 << 2)
211#define UART_RSA_SRR_Rx_FIFO_NEMP (1 << 3)
Ben Cheng655a7c02013-10-16 16:09:24 -0700212#define UART_RSA_SRR_Rx_FIFO_NHFL (1 << 4)
213#define UART_RSA_SRR_Rx_FIFO_NFUL (1 << 5)
214#define UART_RSA_SRR_Rx_TOUT (1 << 6)
215#define UART_RSA_SRR_TIMER (1 << 7)
Ben Cheng655a7c02013-10-16 16:09:24 -0700216#define UART_RSA_FRR ((UART_RSA_BASE) + 2)
217#define UART_RSA_TIVSR ((UART_RSA_BASE) + 3)
218#define UART_RSA_TCR ((UART_RSA_BASE) + 4)
219#define UART_RSA_TCR_SWITCH (1 << 0)
Ben Cheng655a7c02013-10-16 16:09:24 -0700220#define SERIAL_RSA_BAUD_BASE (921600)
221#define SERIAL_RSA_BAUD_BASE_LO (SERIAL_RSA_BAUD_BASE / 8)
Christopher Ferris525ce912017-07-26 13:12:53 -0700222#define UART_DA830_PWREMU_MGMT 12
223#define UART_DA830_PWREMU_MGMT_FREE (1 << 0)
224#define UART_DA830_PWREMU_MGMT_URRST (1 << 13)
225#define UART_DA830_PWREMU_MGMT_UTRST (1 << 14)
Christopher Ferris05d08e92016-02-04 13:16:38 -0800226#define OMAP1_UART1_BASE 0xfffb0000
227#define OMAP1_UART2_BASE 0xfffb0800
228#define OMAP1_UART3_BASE 0xfffb9800
Ben Cheng655a7c02013-10-16 16:09:24 -0700229#define UART_OMAP_MDR1 0x08
230#define UART_OMAP_MDR2 0x09
Ben Cheng655a7c02013-10-16 16:09:24 -0700231#define UART_OMAP_SCR 0x10
232#define UART_OMAP_SSR 0x11
233#define UART_OMAP_EBLR 0x12
234#define UART_OMAP_OSC_12M_SEL 0x13
Ben Cheng655a7c02013-10-16 16:09:24 -0700235#define UART_OMAP_MVER 0x14
236#define UART_OMAP_SYSC 0x15
237#define UART_OMAP_SYSS 0x16
238#define UART_OMAP_WER 0x17
Christopher Ferris05d08e92016-02-04 13:16:38 -0800239#define UART_OMAP_TX_LVL 0x1a
Ben Cheng655a7c02013-10-16 16:09:24 -0700240#define UART_OMAP_MDR1_16X_MODE 0x00
241#define UART_OMAP_MDR1_SIR_MODE 0x01
242#define UART_OMAP_MDR1_16X_ABAUD_MODE 0x02
243#define UART_OMAP_MDR1_13X_MODE 0x03
Ben Cheng655a7c02013-10-16 16:09:24 -0700244#define UART_OMAP_MDR1_MIR_MODE 0x04
245#define UART_OMAP_MDR1_FIR_MODE 0x05
246#define UART_OMAP_MDR1_CIR_MODE 0x06
247#define UART_OMAP_MDR1_DISABLE 0x07
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800248#define UART_ALTR_AFR 0x40
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800249#define UART_ALTR_EN_TXFIFO_LW 0x01
250#define UART_ALTR_TX_LOW 0x41
251#endif