blob: 7c13680f5fa09200df7f38b89eda8090374c7a4e [file] [log] [blame]
Christopher Ferris48af7cb2017-02-21 12:35:09 -08001/****************************************************************************
2 ****************************************************************************
3 ***
4 *** This header was automatically generated from a Linux kernel header
5 *** of the same name, to make information necessary for userspace to
6 *** call into the kernel available to libc. It contains only constants,
7 *** structures, and macros generated from the original header, and thus,
8 *** contains no copyrightable information.
9 ***
10 *** To edit the content of this header, modify the corresponding
11 *** source file (e.g. under external/kernel-headers/original/) then
12 *** run bionic/libc/kernel/tools/update_all.py
13 ***
14 *** Any manual change here will be lost the next time this script will
15 *** be run. You've been warned!
16 ***
17 ****************************************************************************
18 ****************************************************************************/
19#ifndef __VMW_PVRDMA_ABI_H__
20#define __VMW_PVRDMA_ABI_H__
21#include <linux/types.h>
22#define PVRDMA_UVERBS_ABI_VERSION 3
Christopher Ferris48af7cb2017-02-21 12:35:09 -080023#define PVRDMA_UAR_HANDLE_MASK 0x00FFFFFF
24#define PVRDMA_UAR_QP_OFFSET 0
25#define PVRDMA_UAR_QP_SEND BIT(30)
26#define PVRDMA_UAR_QP_RECV BIT(31)
Christopher Ferris48af7cb2017-02-21 12:35:09 -080027#define PVRDMA_UAR_CQ_OFFSET 4
28#define PVRDMA_UAR_CQ_ARM_SOL BIT(29)
29#define PVRDMA_UAR_CQ_ARM BIT(30)
30#define PVRDMA_UAR_CQ_POLL BIT(31)
Christopher Ferris48af7cb2017-02-21 12:35:09 -080031enum pvrdma_wr_opcode {
32 PVRDMA_WR_RDMA_WRITE,
33 PVRDMA_WR_RDMA_WRITE_WITH_IMM,
34 PVRDMA_WR_SEND,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080035 PVRDMA_WR_SEND_WITH_IMM,
36 PVRDMA_WR_RDMA_READ,
37 PVRDMA_WR_ATOMIC_CMP_AND_SWP,
38 PVRDMA_WR_ATOMIC_FETCH_AND_ADD,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080039 PVRDMA_WR_LSO,
40 PVRDMA_WR_SEND_WITH_INV,
41 PVRDMA_WR_RDMA_READ_WITH_INV,
42 PVRDMA_WR_LOCAL_INV,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080043 PVRDMA_WR_FAST_REG_MR,
44 PVRDMA_WR_MASKED_ATOMIC_CMP_AND_SWP,
45 PVRDMA_WR_MASKED_ATOMIC_FETCH_AND_ADD,
46 PVRDMA_WR_BIND_MW,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080047 PVRDMA_WR_REG_SIG_MR,
48};
49enum pvrdma_wc_status {
50 PVRDMA_WC_SUCCESS,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080051 PVRDMA_WC_LOC_LEN_ERR,
52 PVRDMA_WC_LOC_QP_OP_ERR,
53 PVRDMA_WC_LOC_EEC_OP_ERR,
54 PVRDMA_WC_LOC_PROT_ERR,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080055 PVRDMA_WC_WR_FLUSH_ERR,
56 PVRDMA_WC_MW_BIND_ERR,
57 PVRDMA_WC_BAD_RESP_ERR,
58 PVRDMA_WC_LOC_ACCESS_ERR,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080059 PVRDMA_WC_REM_INV_REQ_ERR,
60 PVRDMA_WC_REM_ACCESS_ERR,
61 PVRDMA_WC_REM_OP_ERR,
62 PVRDMA_WC_RETRY_EXC_ERR,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080063 PVRDMA_WC_RNR_RETRY_EXC_ERR,
64 PVRDMA_WC_LOC_RDD_VIOL_ERR,
65 PVRDMA_WC_REM_INV_RD_REQ_ERR,
66 PVRDMA_WC_REM_ABORT_ERR,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080067 PVRDMA_WC_INV_EECN_ERR,
68 PVRDMA_WC_INV_EEC_STATE_ERR,
69 PVRDMA_WC_FATAL_ERR,
70 PVRDMA_WC_RESP_TIMEOUT_ERR,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080071 PVRDMA_WC_GENERAL_ERR,
72};
73enum pvrdma_wc_opcode {
74 PVRDMA_WC_SEND,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080075 PVRDMA_WC_RDMA_WRITE,
76 PVRDMA_WC_RDMA_READ,
77 PVRDMA_WC_COMP_SWAP,
78 PVRDMA_WC_FETCH_ADD,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080079 PVRDMA_WC_BIND_MW,
80 PVRDMA_WC_LSO,
81 PVRDMA_WC_LOCAL_INV,
82 PVRDMA_WC_FAST_REG_MR,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080083 PVRDMA_WC_MASKED_COMP_SWAP,
84 PVRDMA_WC_MASKED_FETCH_ADD,
85 PVRDMA_WC_RECV = 1 << 7,
86 PVRDMA_WC_RECV_RDMA_WITH_IMM,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080087};
88enum pvrdma_wc_flags {
89 PVRDMA_WC_GRH = 1 << 0,
90 PVRDMA_WC_WITH_IMM = 1 << 1,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080091 PVRDMA_WC_WITH_INVALIDATE = 1 << 2,
92 PVRDMA_WC_IP_CSUM_OK = 1 << 3,
93 PVRDMA_WC_WITH_SMAC = 1 << 4,
94 PVRDMA_WC_WITH_VLAN = 1 << 5,
Christopher Ferris1308ad32017-11-14 17:32:13 -080095 PVRDMA_WC_WITH_NETWORK_HDR_TYPE = 1 << 6,
96 PVRDMA_WC_FLAGS_MAX = PVRDMA_WC_WITH_NETWORK_HDR_TYPE,
Christopher Ferris48af7cb2017-02-21 12:35:09 -080097};
98struct pvrdma_alloc_ucontext_resp {
99 __u32 qp_tab_size;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800100 __u32 reserved;
101};
102struct pvrdma_alloc_pd_resp {
103 __u32 pdn;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800104 __u32 reserved;
105};
106struct pvrdma_create_cq {
107 __u64 buf_addr;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800108 __u32 buf_size;
109 __u32 reserved;
110};
111struct pvrdma_create_cq_resp {
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800112 __u32 cqn;
113 __u32 reserved;
114};
115struct pvrdma_resize_cq {
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800116 __u64 buf_addr;
117 __u32 buf_size;
118 __u32 reserved;
119};
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800120struct pvrdma_create_srq {
121 __u64 buf_addr;
Christopher Ferris934ec942018-01-31 15:29:16 -0800122 __u32 buf_size;
123 __u32 reserved;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800124};
125struct pvrdma_create_srq_resp {
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800126 __u32 srqn;
127 __u32 reserved;
128};
129struct pvrdma_create_qp {
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800130 __u64 rbuf_addr;
131 __u64 sbuf_addr;
132 __u32 rbuf_size;
133 __u32 sbuf_size;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800134 __u64 qp_addr;
135};
136struct pvrdma_ex_cmp_swap {
137 __u64 swap_val;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800138 __u64 compare_val;
139 __u64 swap_mask;
140 __u64 compare_mask;
141};
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800142struct pvrdma_ex_fetch_add {
143 __u64 add_val;
144 __u64 field_boundary;
145};
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800146struct pvrdma_av {
147 __u32 port_pd;
148 __u32 sl_tclass_flowlabel;
149 __u8 dgid[16];
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800150 __u8 src_path_bits;
151 __u8 gid_index;
152 __u8 stat_rate;
153 __u8 hop_limit;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800154 __u8 dmac[6];
155 __u8 reserved[6];
156};
157struct pvrdma_sge {
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800158 __u64 addr;
159 __u32 length;
160 __u32 lkey;
161};
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800162struct pvrdma_rq_wqe_hdr {
163 __u64 wr_id;
164 __u32 num_sge;
165 __u32 total_len;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800166};
167struct pvrdma_sq_wqe_hdr {
168 __u64 wr_id;
169 __u32 num_sge;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800170 __u32 total_len;
171 __u32 opcode;
172 __u32 send_flags;
173 union {
Christopher Ferris525ce912017-07-26 13:12:53 -0700174 __be32 imm_data;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800175 __u32 invalidate_rkey;
176 } ex;
177 __u32 reserved;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800178 union {
179 struct {
180 __u64 remote_addr;
181 __u32 rkey;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800182 __u8 reserved[4];
183 } rdma;
184 struct {
185 __u64 remote_addr;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800186 __u64 compare_add;
187 __u64 swap;
188 __u32 rkey;
189 __u32 reserved;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800190 } atomic;
191 struct {
192 __u64 remote_addr;
193 __u32 log_arg_sz;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800194 __u32 rkey;
195 union {
196 struct pvrdma_ex_cmp_swap cmp_swap;
197 struct pvrdma_ex_fetch_add fetch_add;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800198 } wr_data;
199 } masked_atomics;
200 struct {
201 __u64 iova_start;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800202 __u64 pl_pdir_dma;
203 __u32 page_shift;
204 __u32 page_list_len;
205 __u32 length;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800206 __u32 access_flags;
207 __u32 rkey;
208 } fast_reg;
209 struct {
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800210 __u32 remote_qpn;
211 __u32 remote_qkey;
212 struct pvrdma_av av;
213 } ud;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800214 } wr;
215};
216struct pvrdma_cqe {
217 __u64 wr_id;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800218 __u64 qp;
219 __u32 opcode;
220 __u32 status;
221 __u32 byte_len;
Christopher Ferris525ce912017-07-26 13:12:53 -0700222 __be32 imm_data;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800223 __u32 src_qp;
224 __u32 wc_flags;
225 __u32 vendor_err;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800226 __u16 pkey_index;
227 __u16 slid;
228 __u8 sl;
229 __u8 dlid_path_bits;
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800230 __u8 port_num;
231 __u8 smac[6];
Christopher Ferris1308ad32017-11-14 17:32:13 -0800232 __u8 network_hdr_type;
233 __u8 reserved2[6];
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800234};
Christopher Ferris48af7cb2017-02-21 12:35:09 -0800235#endif