Gitiles
Code Review Sign In
gerrit.omnirom.org / android_bionic / 2c0e9a58ead53aff66f0978c51142d8331ffffb0 / . / libc / kernel / uapi / drm / omap_drm.h
blob: 513d541d31355b2a635dbbb87bb59f92d3c2e827 [file] [log] [blame]
Elliott Hughes180edef2023-11-02 00:08:05 +0000[diff] [blame]1/*
2 * This file is auto-generated. Modifications will be lost.
3 *
4 * See https://android.googlesource.com/platform/bionic/+/master/libc/kernel/
5 * for more information.
6 */
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]7#ifndef __OMAP_DRM_H__
8#define __OMAP_DRM_H__
Christopher Ferris106b3a82016-08-24 12:15:38 -0700[diff] [blame]9#include "drm.h"
10#ifdef __cplusplus
Christopher Ferris48fe0ae2019-01-10 15:59:33 -0800[diff] [blame]11extern "C" {
Christopher Ferris106b3a82016-08-24 12:15:38 -0700[diff] [blame]12#endif
13#define OMAP_PARAM_CHIPSET_ID 1
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]14struct drm_omap_param {
Christopher Ferris525ce912017-07-26 13:12:53 -0700[diff] [blame]15 __u64 param;
16 __u64 value;
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]17};
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]18#define OMAP_BO_SCANOUT 0x00000001
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]19#define OMAP_BO_CACHED 0x00000000
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]20#define OMAP_BO_WC 0x00000002
21#define OMAP_BO_UNCACHED 0x00000004
Christopher Ferrisef80d682020-02-04 16:16:51 -0800[diff] [blame]22#define OMAP_BO_CACHE_MASK 0x00000006
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]23#define OMAP_BO_TILED_8 0x00000100
24#define OMAP_BO_TILED_16 0x00000200
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]25#define OMAP_BO_TILED_32 0x00000300
Christopher Ferrisef80d682020-02-04 16:16:51 -0800[diff] [blame]26#define OMAP_BO_TILED_MASK 0x00000f00
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]27union omap_gem_size {
Christopher Ferris525ce912017-07-26 13:12:53 -0700[diff] [blame]28 __u32 bytes;
Tao Baod7db5942015-01-28 10:07:51 -0800[diff] [blame]29 struct {
Christopher Ferris525ce912017-07-26 13:12:53 -0700[diff] [blame]30 __u16 width;
31 __u16 height;
Tao Baod7db5942015-01-28 10:07:51 -0800[diff] [blame]32 } tiled;
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]33};
34struct drm_omap_gem_new {
Tao Baod7db5942015-01-28 10:07:51 -0800[diff] [blame]35 union omap_gem_size size;
Christopher Ferris525ce912017-07-26 13:12:53 -0700[diff] [blame]36 __u32 flags;
37 __u32 handle;
38 __u32 __pad;
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]39};
40enum omap_gem_op {
Tao Baod7db5942015-01-28 10:07:51 -0800[diff] [blame]41 OMAP_GEM_READ = 0x01,
42 OMAP_GEM_WRITE = 0x02,
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]43};
44struct drm_omap_gem_cpu_prep {
Christopher Ferris525ce912017-07-26 13:12:53 -0700[diff] [blame]45 __u32 handle;
46 __u32 op;
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]47};
48struct drm_omap_gem_cpu_fini {
Christopher Ferris525ce912017-07-26 13:12:53 -0700[diff] [blame]49 __u32 handle;
50 __u32 op;
51 __u32 nregions;
52 __u32 __pad;
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]53};
54struct drm_omap_gem_info {
Christopher Ferris525ce912017-07-26 13:12:53 -0700[diff] [blame]55 __u32 handle;
56 __u32 pad;
57 __u64 offset;
58 __u32 size;
59 __u32 __pad;
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]60};
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]61#define DRM_OMAP_GET_PARAM 0x00
62#define DRM_OMAP_SET_PARAM 0x01
63#define DRM_OMAP_GEM_NEW 0x03
64#define DRM_OMAP_GEM_CPU_PREP 0x04
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]65#define DRM_OMAP_GEM_CPU_FINI 0x05
66#define DRM_OMAP_GEM_INFO 0x06
67#define DRM_OMAP_NUM_IOCTLS 0x07
68#define DRM_IOCTL_OMAP_GET_PARAM DRM_IOWR(DRM_COMMAND_BASE + DRM_OMAP_GET_PARAM, struct drm_omap_param)
Tao Baod7db5942015-01-28 10:07:51 -0800[diff] [blame]69#define DRM_IOCTL_OMAP_SET_PARAM DRM_IOW(DRM_COMMAND_BASE + DRM_OMAP_SET_PARAM, struct drm_omap_param)
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]70#define DRM_IOCTL_OMAP_GEM_NEW DRM_IOWR(DRM_COMMAND_BASE + DRM_OMAP_GEM_NEW, struct drm_omap_gem_new)
Tao Baod7db5942015-01-28 10:07:51 -0800[diff] [blame]71#define DRM_IOCTL_OMAP_GEM_CPU_PREP DRM_IOW(DRM_COMMAND_BASE + DRM_OMAP_GEM_CPU_PREP, struct drm_omap_gem_cpu_prep)
72#define DRM_IOCTL_OMAP_GEM_CPU_FINI DRM_IOW(DRM_COMMAND_BASE + DRM_OMAP_GEM_CPU_FINI, struct drm_omap_gem_cpu_fini)
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]73#define DRM_IOCTL_OMAP_GEM_INFO DRM_IOWR(DRM_COMMAND_BASE + DRM_OMAP_GEM_INFO, struct drm_omap_gem_info)
Christopher Ferris106b3a82016-08-24 12:15:38 -0700[diff] [blame]74#ifdef __cplusplus
Christopher Ferris48fe0ae2019-01-10 15:59:33 -0800[diff] [blame]75}
Christopher Ferris106b3a82016-08-24 12:15:38 -0700[diff] [blame]76#endif
Ben Cheng655a7c02013-10-16 16:09:24 -0700[diff] [blame]77#endif