blob: fd99c07a54f4f033a9ecc270dde4d1fe2ec11344 [file] [log] [blame]
Andrew Walbran19690632022-12-07 16:41:30 +00001// Copyright 2022, The Android Open Source Project
2//
3// Licensed under the Apache License, Version 2.0 (the "License");
4// you may not use this file except in compliance with the License.
5// You may obtain a copy of the License at
6//
7// http://www.apache.org/licenses/LICENSE-2.0
8//
9// Unless required by applicable law or agreed to in writing, software
10// distributed under the License is distributed on an "AS IS" BASIS,
11// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12// See the License for the specific language governing permissions and
13// limitations under the License.
14
Andrew Walbran0a8dac72022-12-21 13:49:06 +000015//! Functions to scan the PCI bus for VirtIO devices.
Andrew Walbran19690632022-12-07 16:41:30 +000016
Andrew Walbran848decf2022-12-15 14:39:38 +000017use super::hal::HalImpl;
Andrew Walbranb398fc82023-01-24 14:45:46 +000018use alloc::boxed::Box;
Alice Wang287de622023-06-08 13:17:03 +000019use core::fmt;
Pierre-Clément Tosi1cc5eb72023-02-02 11:09:18 +000020use fdtpci::PciInfo;
Alice Wang287de622023-06-08 13:17:03 +000021use log::debug;
Andrew Walbranb398fc82023-01-24 14:45:46 +000022use once_cell::race::OnceBox;
Andrew Walbran848decf2022-12-15 14:39:38 +000023use virtio_drivers::{
Pierre-Clément Tosi1cc5eb72023-02-02 11:09:18 +000024 device::blk,
Andrew Walbran848decf2022-12-15 14:39:38 +000025 transport::{
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +000026 pci::{
27 bus::{BusDeviceIterator, PciRoot},
28 virtio_device_type, PciTransport,
29 },
Andrew Walbran848decf2022-12-15 14:39:38 +000030 DeviceType, Transport,
31 },
32};
Alice Wang287de622023-06-08 13:17:03 +000033use vmbase::memory::{MemoryTracker, MemoryTrackerError};
Andrew Walbran19690632022-12-07 16:41:30 +000034
Andrew Walbranb398fc82023-01-24 14:45:46 +000035pub(super) static PCI_INFO: OnceBox<PciInfo> = OnceBox::new();
36
Alice Wang287de622023-06-08 13:17:03 +000037/// PCI errors.
38#[derive(Debug, Clone)]
39pub enum PciError {
40 /// Attempted to initialize the PCI more than once.
41 DuplicateInitialization,
42 /// Failed to map PCI CAM.
43 CamMapFailed(MemoryTrackerError),
44 /// Failed to map PCI BAR.
45 BarMapFailed(MemoryTrackerError),
46}
47
48impl fmt::Display for PciError {
49 fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
50 match self {
51 Self::DuplicateInitialization => {
52 write!(f, "Attempted to initialize the PCI more than once.")
53 }
54 Self::CamMapFailed(e) => write!(f, "Failed to map PCI CAM: {e}"),
55 Self::BarMapFailed(e) => write!(f, "Failed to map PCI BAR: {e}"),
56 }
57 }
58}
59
Andrew Walbranb398fc82023-01-24 14:45:46 +000060/// Prepares to use VirtIO PCI devices.
61///
62/// In particular:
63///
64/// 1. Maps the PCI CAM and BAR range in the page table and MMIO guard.
65/// 2. Stores the `PciInfo` for the VirtIO HAL to use later.
66/// 3. Creates and returns a `PciRoot`.
67///
68/// This must only be called once; it will panic if it is called a second time.
Alice Wang287de622023-06-08 13:17:03 +000069pub fn initialise(pci_info: PciInfo, memory: &mut MemoryTracker) -> Result<PciRoot, PciError> {
70 PCI_INFO.set(Box::new(pci_info.clone())).map_err(|_| PciError::DuplicateInitialization)?;
Andrew Walbranb398fc82023-01-24 14:45:46 +000071
Alice Wang287de622023-06-08 13:17:03 +000072 memory.map_mmio_range(pci_info.cam_range.clone()).map_err(PciError::CamMapFailed)?;
73 let bar_range = pci_info.bar_range.start as usize..pci_info.bar_range.end as usize;
74 memory.map_mmio_range(bar_range).map_err(PciError::BarMapFailed)?;
Andrew Walbranb398fc82023-01-24 14:45:46 +000075
76 // Safety: This is the only place where we call make_pci_root, and `PCI_INFO.set` above will
77 // panic if it is called a second time.
78 Ok(unsafe { pci_info.make_pci_root() })
79}
80
Pierre-Clément Tosi1cc5eb72023-02-02 11:09:18 +000081pub type VirtIOBlk = blk::VirtIOBlk<HalImpl, PciTransport>;
82
83pub struct VirtIOBlkIterator<'a> {
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +000084 pci_root: &'a mut PciRoot,
85 bus: BusDeviceIterator,
86}
87
88impl<'a> VirtIOBlkIterator<'a> {
89 pub fn new(pci_root: &'a mut PciRoot) -> Self {
90 let bus = pci_root.enumerate_bus(0);
91 Self { pci_root, bus }
92 }
93}
94
95impl<'a> Iterator for VirtIOBlkIterator<'a> {
Pierre-Clément Tosi1cc5eb72023-02-02 11:09:18 +000096 type Item = VirtIOBlk;
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +000097
98 fn next(&mut self) -> Option<Self::Item> {
99 loop {
100 let (device_function, info) = self.bus.next()?;
101 let (status, command) = self.pci_root.get_status_command(device_function);
102 debug!(
103 "Found PCI device {} at {}, status {:?} command {:?}",
104 info, device_function, status, command
105 );
106
Pierre-Clément Tosiebb37602023-02-17 14:57:26 +0000107 let Some(virtio_type) = virtio_device_type(&info) else {
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +0000108 continue;
109 };
Andrew Walbrand1d03182022-12-09 18:20:01 +0000110 debug!(" VirtIO {:?}", virtio_type);
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +0000111
112 let mut transport =
113 PciTransport::new::<HalImpl>(self.pci_root, device_function).unwrap();
114 debug!(
Andrew Walbran848decf2022-12-15 14:39:38 +0000115 "Detected virtio PCI device with device type {:?}, features {:#018x}",
116 transport.device_type(),
117 transport.read_device_features(),
118 );
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +0000119
Andrew Walbran848decf2022-12-15 14:39:38 +0000120 if virtio_type == DeviceType::Block {
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +0000121 return Some(Self::Item::new(transport).expect("failed to create blk driver"));
Andrew Walbran848decf2022-12-15 14:39:38 +0000122 }
Andrew Walbrand1d03182022-12-09 18:20:01 +0000123 }
124 }
Pierre-Clément Tosie8ec0392023-01-16 15:38:31 +0000125}