blob: 81c3f7fa19053f107eea4ed1fd2de03d4aba7ad7 [file] [log] [blame]
Elliott Hughes180edef2023-11-02 00:08:05 +00001/*
2 * This file is auto-generated. Modifications will be lost.
3 *
4 * See https://android.googlesource.com/platform/bionic/+/master/libc/kernel/
5 * for more information.
6 */
Christopher Ferris05d08e92016-02-04 13:16:38 -08007#ifndef _LINUX__HFI1_USER_H
8#define _LINUX__HFI1_USER_H
9#include <linux/types.h>
Christopher Ferris525ce912017-07-26 13:12:53 -070010#include <rdma/rdma_user_ioctl.h>
Christopher Ferris106b3a82016-08-24 12:15:38 -070011#define HFI1_USER_SWMAJOR 6
Christopher Ferris48af7cb2017-02-21 12:35:09 -080012#define HFI1_USER_SWMINOR 3
Christopher Ferris106b3a82016-08-24 12:15:38 -070013#define HFI1_SWMAJOR_SHIFT 16
Christopher Ferris05d08e92016-02-04 13:16:38 -080014#define HFI1_CAP_DMA_RTAIL (1UL << 0)
15#define HFI1_CAP_SDMA (1UL << 1)
Christopher Ferris106b3a82016-08-24 12:15:38 -070016#define HFI1_CAP_SDMA_AHG (1UL << 2)
Christopher Ferris05d08e92016-02-04 13:16:38 -080017#define HFI1_CAP_EXTENDED_PSN (1UL << 3)
18#define HFI1_CAP_HDRSUPP (1UL << 4)
Christopher Ferrisd842e432019-03-07 10:21:59 -080019#define HFI1_CAP_TID_RDMA (1UL << 5)
Christopher Ferris05d08e92016-02-04 13:16:38 -080020#define HFI1_CAP_USE_SDMA_HEAD (1UL << 6)
Christopher Ferris106b3a82016-08-24 12:15:38 -070021#define HFI1_CAP_MULTI_PKT_EGR (1UL << 7)
Christopher Ferris05d08e92016-02-04 13:16:38 -080022#define HFI1_CAP_NODROP_RHQ_FULL (1UL << 8)
23#define HFI1_CAP_NODROP_EGR_FULL (1UL << 9)
24#define HFI1_CAP_TID_UNMAP (1UL << 10)
Christopher Ferris106b3a82016-08-24 12:15:38 -070025#define HFI1_CAP_PRINT_UNIMPL (1UL << 11)
Christopher Ferris05d08e92016-02-04 13:16:38 -080026#define HFI1_CAP_ALLOW_PERM_JKEY (1UL << 12)
27#define HFI1_CAP_NO_INTEGRITY (1UL << 13)
28#define HFI1_CAP_PKEY_CHECK (1UL << 14)
Christopher Ferris106b3a82016-08-24 12:15:38 -070029#define HFI1_CAP_STATIC_RATE_CTRL (1UL << 15)
Christopher Ferrisd842e432019-03-07 10:21:59 -080030#define HFI1_CAP_OPFN (1UL << 16)
Christopher Ferris05d08e92016-02-04 13:16:38 -080031#define HFI1_CAP_SDMA_HEAD_CHECK (1UL << 17)
32#define HFI1_CAP_EARLY_CREDIT_RETURN (1UL << 18)
Christopher Ferris8177cdf2020-08-03 11:53:55 -070033#define HFI1_CAP_AIP (1UL << 19)
Christopher Ferris05d08e92016-02-04 13:16:38 -080034#define HFI1_RCVHDR_ENTSIZE_2 (1UL << 0)
35#define HFI1_RCVHDR_ENTSIZE_16 (1UL << 1)
Christopher Ferris05d08e92016-02-04 13:16:38 -080036#define HFI1_RCVDHR_ENTSIZE_32 (1UL << 2)
Christopher Ferris05d08e92016-02-04 13:16:38 -080037#define _HFI1_EVENT_FROZEN_BIT 0
38#define _HFI1_EVENT_LINKDOWN_BIT 1
39#define _HFI1_EVENT_LID_CHANGE_BIT 2
40#define _HFI1_EVENT_LMC_CHANGE_BIT 3
Christopher Ferris05d08e92016-02-04 13:16:38 -080041#define _HFI1_EVENT_SL2VL_CHANGE_BIT 4
Christopher Ferris106b3a82016-08-24 12:15:38 -070042#define _HFI1_EVENT_TID_MMU_NOTIFY_BIT 5
43#define _HFI1_MAX_EVENT_BIT _HFI1_EVENT_TID_MMU_NOTIFY_BIT
Christopher Ferris05d08e92016-02-04 13:16:38 -080044#define HFI1_EVENT_FROZEN (1UL << _HFI1_EVENT_FROZEN_BIT)
Christopher Ferris106b3a82016-08-24 12:15:38 -070045#define HFI1_EVENT_LINKDOWN (1UL << _HFI1_EVENT_LINKDOWN_BIT)
Christopher Ferris106b3a82016-08-24 12:15:38 -070046#define HFI1_EVENT_LID_CHANGE (1UL << _HFI1_EVENT_LID_CHANGE_BIT)
47#define HFI1_EVENT_LMC_CHANGE (1UL << _HFI1_EVENT_LMC_CHANGE_BIT)
48#define HFI1_EVENT_SL2VL_CHANGE (1UL << _HFI1_EVENT_SL2VL_CHANGE_BIT)
49#define HFI1_EVENT_TID_MMU_NOTIFY (1UL << _HFI1_EVENT_TID_MMU_NOTIFY_BIT)
Christopher Ferris05d08e92016-02-04 13:16:38 -080050#define HFI1_STATUS_INITTED 0x1
Christopher Ferris05d08e92016-02-04 13:16:38 -080051#define HFI1_STATUS_CHIP_PRESENT 0x20
52#define HFI1_STATUS_IB_READY 0x40
53#define HFI1_STATUS_IB_CONF 0x80
Christopher Ferris106b3a82016-08-24 12:15:38 -070054#define HFI1_STATUS_HWERROR 0x200
Christopher Ferris05d08e92016-02-04 13:16:38 -080055#define HFI1_MAX_SHARED_CTXTS 8
56#define HFI1_POLL_TYPE_ANYRCV 0x0
57#define HFI1_POLL_TYPE_URGENT 0x1
Christopher Ferris05d08e92016-02-04 13:16:38 -080058enum hfi1_sdma_comp_state {
59 FREE = 0,
60 QUEUED,
61 COMPLETE,
Christopher Ferris05d08e92016-02-04 13:16:38 -080062 ERROR
63};
64struct hfi1_sdma_comp_entry {
65 __u32 status;
Christopher Ferris05d08e92016-02-04 13:16:38 -080066 __u32 errcode;
67};
68struct hfi1_status {
Christopher Ferris76a1d452018-06-27 14:12:29 -070069 __aligned_u64 dev;
70 __aligned_u64 port;
Christopher Ferris7447a1c2022-10-04 18:24:44 -070071 char freezemsg[];
Christopher Ferris05d08e92016-02-04 13:16:38 -080072};
Christopher Ferris05d08e92016-02-04 13:16:38 -080073enum sdma_req_opcode {
Christopher Ferris05d08e92016-02-04 13:16:38 -080074 EXPECTED = 0,
75 EAGER
76};
77#define HFI1_SDMA_REQ_VERSION_MASK 0xF
Christopher Ferris05d08e92016-02-04 13:16:38 -080078#define HFI1_SDMA_REQ_VERSION_SHIFT 0x0
79#define HFI1_SDMA_REQ_OPCODE_MASK 0xF
80#define HFI1_SDMA_REQ_OPCODE_SHIFT 0x4
81#define HFI1_SDMA_REQ_IOVCNT_MASK 0xFF
Christopher Ferris05d08e92016-02-04 13:16:38 -080082#define HFI1_SDMA_REQ_IOVCNT_SHIFT 0x8
83struct sdma_req_info {
84 __u16 ctrl;
85 __u16 npkts;
Christopher Ferris05d08e92016-02-04 13:16:38 -080086 __u16 fragsize;
87 __u16 comp_idx;
Christopher Ferris76a1d452018-06-27 14:12:29 -070088} __attribute__((__packed__));
Christopher Ferris05d08e92016-02-04 13:16:38 -080089struct hfi1_kdeth_header {
Christopher Ferris05d08e92016-02-04 13:16:38 -080090 __le32 ver_tid_offset;
91 __le16 jkey;
92 __le16 hcrc;
93 __le32 swdata[7];
Christopher Ferris76a1d452018-06-27 14:12:29 -070094} __attribute__((__packed__));
Christopher Ferris05d08e92016-02-04 13:16:38 -080095struct hfi1_pkt_header {
96 __le16 pbc[4];
97 __be16 lrh[4];
Christopher Ferris05d08e92016-02-04 13:16:38 -080098 __be32 bth[3];
99 struct hfi1_kdeth_header kdeth;
Christopher Ferris76a1d452018-06-27 14:12:29 -0700100} __attribute__((__packed__));
Christopher Ferris05d08e92016-02-04 13:16:38 -0800101enum hfi1_ureg {
Christopher Ferris05d08e92016-02-04 13:16:38 -0800102 ur_rcvhdrtail = 0,
103 ur_rcvhdrhead = 1,
104 ur_rcvegrindextail = 2,
105 ur_rcvegrindexhead = 3,
Christopher Ferris05d08e92016-02-04 13:16:38 -0800106 ur_rcvegroffsettail = 4,
107 ur_maxreg,
108 ur_rcvtidflowtable = 256
109};
Christopher Ferris05d08e92016-02-04 13:16:38 -0800110#endif