Gitiles
Code Review Sign In
gerrit.omnirom.org / android_bionic / e898a17e8f2bf30506642be8106b1f8a6de61151 / . / libc / kernel / uapi / rdma / qedr-abi.h
blob: 8626f8cf44d0a2c7efd97899d936d431258c1067 [file] [log] [blame]
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]1/****************************************************************************
2 ****************************************************************************
3 ***
4 *** This header was automatically generated from a Linux kernel header
5 *** of the same name, to make information necessary for userspace to
6 *** call into the kernel available to libc. It contains only constants,
7 *** structures, and macros generated from the original header, and thus,
8 *** contains no copyrightable information.
9 ***
10 *** To edit the content of this header, modify the corresponding
11 *** source file (e.g. under external/kernel-headers/original/) then
12 *** run bionic/libc/kernel/tools/update_all.py
13 ***
14 *** Any manual change here will be lost the next time this script will
15 *** be run. You've been warned!
16 ***
17 ****************************************************************************
18 ****************************************************************************/
19#ifndef __QEDR_USER_H__
20#define __QEDR_USER_H__
21#include <linux/types.h>
22#define QEDR_ABI_VERSION (8)
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]23struct qedr_alloc_ucontext_resp {
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]24 __aligned_u64 db_pa;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]25 __u32 db_size;
26 __u32 max_send_wr;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]27 __u32 max_recv_wr;
28 __u32 max_srq_wr;
29 __u32 sges_per_send_wr;
30 __u32 sges_per_recv_wr;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]31 __u32 sges_per_srq_wr;
32 __u32 max_cqes;
Christopher Ferris1308ad32017-11-14 17:32:13 -0800[diff] [blame]33 __u8 dpm_enabled;
34 __u8 wids_enabled;
35 __u16 wid_count;
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]36 __u32 reserved;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]37};
38struct qedr_alloc_pd_ureq {
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]39 __aligned_u64 rsvd1;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]40};
41struct qedr_alloc_pd_uresp {
42 __u32 pd_id;
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]43 __u32 reserved;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]44};
45struct qedr_create_cq_ureq {
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]46 __aligned_u64 addr;
47 __aligned_u64 len;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]48};
49struct qedr_create_cq_uresp {
50 __u32 db_offset;
51 __u16 icid;
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]52 __u16 reserved;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]53};
54struct qedr_create_qp_ureq {
55 __u32 qp_handle_hi;
56 __u32 qp_handle_lo;
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]57 __aligned_u64 sq_addr;
58 __aligned_u64 sq_len;
59 __aligned_u64 rq_addr;
60 __aligned_u64 rq_len;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]61};
62struct qedr_create_qp_uresp {
63 __u32 qp_id;
64 __u32 atomic_supported;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]65 __u32 sq_db_offset;
66 __u16 sq_icid;
67 __u32 rq_db_offset;
68 __u16 rq_icid;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]69 __u32 rq_db2_offset;
Christopher Ferris76a1d452018-06-27 14:12:29 -0700[diff] [blame]70 __u32 reserved;
Christopher Ferris6a9755d2017-01-13 14:09:31 -0800[diff] [blame]71};
72#endif